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Abstract – Multiplication is a very important operation 
in digital computing systems. Both signed and unsigned 
multiplications are required in many computing 
applications. A unified implementation of 
signed/unsigned multiplier using redundant binary 




In digital computing systems, multiplication is one 
of the most critical operations. Array multipliers[1] and 
tree-based multipliers [2] were proposed and often used.  
Fast multiplier using redundant binary number 
representations with addition tree [3] was also proposed to 
have a more regular modularity to tree structures. Booth 
encoding technique[4] was used to reduce the number of 
partial products. 2’s-complement computation arithmetic 
was proposed in [5] for signed multiplication. The current 
implementations of signed and unsigned multiplier are 
independent and they have separate structures. In this 
paper, a  unified signed/unsigned tree-based multiplier 
using redundant binary representations is proposed. The 
proposed scheme is applicable for implementation in 
VLSI. 
II. 2’S-COMPLEMENT MULTIPLICATION AND REDUNDANT 
BINARY NUMBER
A. Two’s-Complement Multiplier 
The algorithm for 2’s-complement multiplication 
was first proposed by Baugh-Wolley [5], which is 
explained here. 
Let A and X are N-bit 2’s-complement binary 
numbers, and 


































Then the product of A and X is given by 
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Fig. 1. 5 5 Modified Baugh-Wooley Multiplication 
The tablet form of a 5  5 multiplication for 
processing using modified Baugh-Wooley algorithm is 
shown in Fig. 1. Fig. 2 shows the 5  5 signed array 
multiplier structure using modified Baugh-Wooley 
algorithm. 
Fig. 2. 5 5 Modified Baugh-Wooley Array Multiplier 
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B. Redundant Binary Number  
The redundant binary (RB) representation is one of 
the signed-digit number representations originally 
introduced by Avizienis [6] for achieving carry-
propagation-free addition. RB numbers differ from 
conventional 2’s-complement representation in that the 
individual digits comprising a number may have negative 
values, as well as positive values. This redundancy in the 
SD representation allows addition rules to be devised so 
that carry propagation is limited to only one digit position. 
Therefore, addition can be performed completely parallel 
without carry propagation from the LSD (Least-
Significant-Digit) to the MSD (Most-Significant-Digit). 
The time required for parallel addition is fixed and does 
not depend on the word length.  Since multiplication of 
two numbers is generally performed by addition of partial 
products, the carry-propagation-free feature of the RB 
arithmetic can be used to design high-speed multipliers 
[3].  In the RB representation no explicit mechanism is 
required to handle the overall sign of the number since the 
most significant non-zero digit determines it.  
Here we look at the addition of two 2’s-complement 
binary numbers. In the RB architecture implemented here, 
a RB number   can be derived from the addition of a pair 
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where 1 1 1     N N Na b    ii ia b for 0 2  i N ,and
–1 can be considered as a -1 carry-in to the RB addition.  
The binary-signed digits can be coded several ways. In this 
work, the binary signed digits  {-1, 0, 0, 1} are coded as 
{00, 01, 10, 11} respectively. Examining equation (3), 
since i 	 {-1, 0, 1}, i  can be encoded as two bits as 
 and    i i , where 
       
1 1 1 1
 , 




   
 
 
    
N N N N
i i i i
a b
a b i N
      (4)                       
The subtraction of two N-bit 2’s-complement 
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where 
1 1 1  and  for 0 2
 
         N N N i i ia b a b i N .
The mapping equations for the encoded , (0 1)
   i i N
in Equation (5) are: 
1 1 1 1
 and  for 0 2
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III.  UNIFIED RB UNSIGNED/SIGNED MULTIPLIER 
From Equation (3), a RB number,  , can be 
derived from the addition of a pair of 2’s-complement 
numbers. Thus for an unsigned N N  multiplier of 
A B , N unsigned partial products are generated. These N
unsigned partial products are converted to N+1 signed 
partial products with extra bit 0 padded before MSB and 
are mapped to N/2 RB partial products with correction 




















Fig. 3. 8 8 Unsigned Multiplier with Partial Product Generation 
Thus, for the implementation of N-bit unsigned 
multiplier, the correction factors are {0, -1, 0, -1, 0, -1, 
…..-1}. That is:  
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For unsigned multiplication, all the correction 
factors except 2 1   N can be added in the RB addition 
tree without adding tree depth, as shown in Fig. 3. 
The 2 1   N factor is combined with the first 
partial product, 1 2 1 00  0  0  0  N NPP PP PP PP  for the 
unsigned multiplier, which is shown in Fig. 4:  
                   0 0








          Fig. 4. First Partial Product PQ0 for Unsigned Multiplier  
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Table 1 to Table 4 are the truth tables for the first 
partial product PQ0 of the unsigned multiplier while the 
correction factor 2 1   N is considered.           
                          TABLE 1
Partial Product 0 -30 0NPQ to PQ for Unsigned Multiplier with Correction Factor-1
First Partial Products PP0
0 30  to 0  NPP PP
First Partial Products PQ0
0 30  to 0  NPQ PQ
0 1 0 1 
TABLE 2
Partial Product 20 NPQ for Unsigned Multiplier with Correction Factor-1 
First Partial Products 
PP0 20 NPP
           First Partial Products 
PQ0 20 NPQ
0 1 1 0 
TABLE 3 
Partial Product 10 NPQ for Unsigned Multiplier with Correction Factor-1
20 NPP 10 NPP
First Partial Products  
PQ0 10 NPQ
0 0 1 
0 1 0 
1 0 0 
1 1 1 
TABLE 4 
        Partial Product 10 0 N NPQ and PQ for Unsigned Multiplier with Correction Factor-1
20 NPP 10 NPP
First Partial Products 
PQ0 10  and 0  N NPQ PQ
0 0 1 
0 1 0 
1 0 0 
1 1 0 
The logic equation of the partial product 0PQ
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 (8) 
For the signed multiplier, the partial products of 
0, 1 3,... NPP PP PP  can be generated the same as unsigned 
multiplier.  
Now let’s consider the partial products of 
2 1 and  N NPP PP  for signed multiplier of A and B as:
1
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Where 2 1 and  N NPP PP  are 2’s-complement 
binary numbers, the subtraction of 2 1 and  N NPP PP  are 
mapped into a RB number according to Equation (6). The 
mapping structure is shown in Fig. 5. 
1 2N Na b  1 1N Na b  0 2Na b  0 1Na b 1 2N Na b  2 1N Na b 
Fig. 5. Mapping of 2 1 and  N NPP PP  for Signed Multiplier into a RB 
Digit
Consider the partial products of 











2 1 1 1
1
(0 2 2
           2 2 )2
(0 2 2































N N i N
i
PQ a b
a b a b
PQ a b
a b a b
    (10) 
Where 2 1 and  N NPQ PQ  are 2’s-complement 
binary numbers, the sum of 2 1 and  N NPQ PQ  are mapped 
into a RB number according to Equation (4) with an extra 
correction factor -1. The mapping structure is shown in 
Fig. 6. 
0 0 0 2Na b  0 1Na b 1 2N Na b  2 1N Na b 
Fig. 6. Mapping of 2 1 and  N NPQ PQ  for Signed Multiplier into a RB 
Digit
Define a control signal, SIGN, where SIGN=1 for 
signed multiplication and SIGN=0 for unsigned 
multiplication, then the unified partial product ' 1NPP  is 
realized in Fig. 7. 
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2 to 1 MUX
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1 ,0 1, 1 to  N N NP P P P  
1
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2 to 1 MUX
Fig. 7. Circuit Realization of the Last Partial Product ' 1NPP  for 
Signed/Unsigned Multiplier 
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Fig. 8. Circuit of the First Partial Product '0PP  for Signed/Unsigned 
Multiplier
For the partial products of 1 2to NPQ PQ  for 
unsigned multiplier, an extra bit 0 is padded before the 
MSB. A sign extension is needed for signed multiplier. 
Fig. 9 shows the circuit realization of the unified partial 
products ' '1 -2from to NPP PP
 
.
After the partial products are generated for both 
unsigned/signed numbers, the RB adder tree will add all 
these RB numbers together to get the final product in RB 
format. In the end, a RB to 2’s-complement converter is 
needed to convert the RB product format back to 2’s-
complement product [8][9]. 
IV. SUMMARY 
A unified unsigned/signed multiplier using redundant 
binary representation is proposed in this paper. The unified 
multiplier can realize the multiplication computation for 
both unsigned and signed binary numbers. The proposed 
scheme is applicable for VLSI and FPGA implementation. 
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Fig. 9. Circuit of the Partial Products from ' '1 -2NPP to PP  for 
Signed/Unsigned Multiplier 
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